Responsibilities
Using hardware description languages (such as Verilog-HDL or VHDL, etc.) to accurately depict the functionality as per the specifications.
Verifying it through simulation to confirm if the 'required functionality has been achieved' and if 'constraints like area and speed have been optimized.'
Design Tasks:
Thorough understanding of design specifications.
Reviewing the implementation of logic circuits.
Creating documentation for the logic circuit implementation.
Adapting to changes in the implementation specifications, improving documentation.
Describing logic circuits using the Verilog-HDL hardware description language.
Verification Tasks:
Creating a test item list.
Validating operations through logic simulation.
Generating test reports.
Verifying it through simulation to confirm if the 'required functionality has been achieved' and if 'constraints like area and speed have been optimized.'
Design Tasks:
Thorough understanding of design specifications.
Reviewing the implementation of logic circuits.
Creating documentation for the logic circuit implementation.
Adapting to changes in the implementation specifications, improving documentation.
Describing logic circuits using the Verilog-HDL hardware description language.
Verification Tasks:
Creating a test item list.
Validating operations through logic simulation.
Generating test reports.
REQUIREMENTS
Fundamental knowledge of digital circuits, knowledge of 'Verilog' is essential.
Experience in designing logic circuits using Verilog-HDL or VHDL.
Experience in verifying logic circuits.
Everyday communication in English (within the company).
Graduation in the field of electronic circuit design from university.
Experience in designing logic circuits using Verilog-HDL or VHDL.
Experience in verifying logic circuits.
Everyday communication in English (within the company).
Graduation in the field of electronic circuit design from university.
Apply online or feel free to contact me directly for more information about this opportunity. Due to the high volume of applicants, we regret to inform that only shortlisted candidates will be notified. Thank you for your understanding.
#LI-JACVN
#cityhanoi
#LI-JACVN
#cityhanoi